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AUTOMATA AND CONCURRENCY 
\Ye sill *ntroduce a conception of realization that obeys three rcquiremcnts: 
it nllows fcv proper hierarchies in certain classes of concurrent systems. 
- it allow for normal-form thecwms. and the standard constructions of the’ literature remain 
rcahzations in our formai concept, 
11 clartfies some cwntcr-mtuititt examples. 
Contents 
1. Introduction 
Research on concurwnq is understood in this paper as a study on distri5ut4 
systems with several actit itit’s (e.g. processorsi that ax not synchronized by a 
common clock. A’c research a modf.zl of concurrent systems where the components 
arc :ilt\dlllcS icith prtxiwl\~ &fined interfaces. A ‘modular’ behavior shall mean 
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that any module reacts only on its state and the status of its interface but cannot 
react to the activities of other system components that do not influence its interface 
(as is sometimes done in Petri-nets, e.g., to solve hidden conflicts). We will further 
assLime that these modules may be described as (finite or infinite) automata and 
will investigate asynchronous parallel automata nets ( APA-nets). The relationship 
with Petri-nets is carefully studied. Therefore we give a precise definition of what 
a ‘simulation’ of a concurrent system by another shall mean. This definition is 
adjusted to the ‘computational abilities’ of concurrent systems. However, 
synchronization problems can also be managed via simulations, because our 
conceptions includes interfaces of modules that allow a handling of I/O-procedures. 
Unfortunately a formal correct approach towards ‘concurrency‘, Emulation’, 
‘realization of I/O behavior’, ‘interfaces’, etc., needs a certain apparatus al;d some 
work. In discussions with engineers I was often confronted with the argument that 
a conception of a computation or realization of a concurrent system is intuit&l> 
clear: .’ A system, B, simulates a system, .4, if B has the same ‘input-output-he}l~~\.i~r’ 
as A if B is started with states attached to some states of A “. 
However, such an intuitive idea is by no means clear and cannot be easily 
translated into a correct statement. Let us regard as a simple example the four 
systems A, BI, & and B.3 of Fig. 1. If one looks carefully to those systems thcia 
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In the final chapters we present some ‘normal-toIn-theorems’ stating that any 
APA-net can be [promptly) simulated by APA-nets built up by only a few and 
simple standardized modules. These theorems also give modular decompositions 
of Petri-nets. By these characterizations some insight in the power of existing classelj 
of control modules for concurrent computations can be achieved, such as for thr- 
modules of Bruno and Ahman [A], Keller [M], Yoeli and Brzozowski [38], or tht. 
MT=modules (of Pat& Dennis) [6, 7, 26, 273, see also [34]; compare also the 
different modules investigated by Banning [2]. 
We will present several transformations that transform a given net, A, into a 
simulating net, IX If one is interested in Petri-net languages it should be noted that 
these transformations also preserve the k,’ -languages of Hack [ 101, where events 
may be named by the empty word A. Most of the presented transformations are 
no and pcncraliae some results of the literature Howcvcr, we will not follow the 
language approacil but will work with a simulation conception for the computational 
&pccts of nets that allows for some tiner hierarchies results. Thus, if same readers 
do not like rhe formal apparatus of Section 4 they have to drop the proofs for the 
impossibility resu ts of Section 5 but may nevertheless be interested in our hierarchy 
results of Sections 6 and 7 that do-of course-hold also for weaker (2nd simpler) 
realization conceptions I such as LA -languages I. 
RcccntII\ it ha4 bt’c’omr‘ quite common to study concurrency on such abstract 
104s as x;tatt‘-systems and,‘or transitions-systems; see, ~.g.. [ 171. 
s+*s’ x s=s’, 
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SAX +e not: s*,. 
Any T-system is by definition also an S-system. On the other hand, any S-system 
A without interest in names for the transitbns will be regarded to hc the T-system 
A = (S,, {A}, +), where all transitions receive the trivial name A itself. Wit\ this 
canonical identification in mind all further notations and definitions for T-systems 
not referring to 2 also hold for S-systems. We also use quite frequently sufkxs. 
such as Sn, that shou!d be self-explanatory. 
Some common conceptions of the theory of concurrent systems may easily hc 
stated on this level of abstraction. A few examples are given: 
Definition 3. For any T-system A = (S, 2, -*), any S’ 2 S and any t2 E L. 
P is live with respect to S’ * KS (5 CY(S’): 3s E 2‘*: s +,,. , 
S’ is live +G VC f 2‘ : c is live with ruspect to S’. 
C’ is hang-up-free L, 
.A has a dimension d 
Some coordinate i of N;: of a tl-dimcllsional T-system is called 
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presentation places are drawn as circles and transitions as bars, see Fig. 1, e.g. A 
state (often called a ‘marking’) of a PNG, N, is a mapping s: fN + IQo, (where I’& (N) 
is the set of all (positive) integers) and SN := NF is the set of all states of N. As we 
identify finite mappings with vectors we may equivalently regard SN = NC’,. A 
(1 -step) derivation qN of N is a relation -*N c SN x SN with 
i 
s(p)-1 VpE’e-e’, 
s’(p) = 1 s(p)+ 1 Vpd--‘e, 
I s(p) elsewhel c 
A Petri-net (PNW’, is a PNG,N, togcthcbr with SN and -y\. Thus, a P&N, is tq 
definition a T-system N =c‘ f&, I&+, -+,% ) of dimension # PAY. 
A generalized PN (GPN) allows in addition for arc-bundles between two vertices, 
while a restricted PN (RPN! is a PN with no foops of lengths 2; for formal definitions 
see the literature, e.g. Hack [ 10]. If s +J holds one usually says that ‘*e fires from 
s to cr., or similar. 4 is also called ‘fireable’ tin some state s) if s +c. holds. 
With this important model for concurrency in mind we also call the coordinates 
of a &dimensional T-system A the places of ‘4 ar,d denote by I’,4 the ,jet of 2 
plaws of A. A state of a &dimensional T-systems A is usually written as 
s =~~tp~),. . ., ~(p,~)) with p,Ef,, for I- i- d. 
3s’~ S: 0 3 ,.,. s’ and s -*+. ,.s’), 
I\ 1 mcxlular * S is persistent and commutative. 
Only this last notation is new. It tells that any e E 2 of a modular T-system 
behaves like a m~~dule: once Y is activated in some state s i.s -+(. holds) then CJ cm 
act independently of the activities of the further componenfs e’ E 2‘. 
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AS locally determined, commutative and persistent T-systems are confluent (see, 
e.g. Keller [17])-and confluency is certainly too restrictive for a general theory 
of concurrent systems -we have to deal with modular systems that cannot be locally 
determined. 
Modularity seems to be a key for distributed systems as one usually wants all 
components to communicate only via well-defined interfaces. Note that events of 
Petri-nets are not modules in this sense, as the input-places and output-places of 
an event do not define the interface of this event: in order to solve possible conflicts 
with other events the events have to ‘agree’ which one fires via some invisible 
structure not presented in the Petri-net concept. 
fn the following we wiI1 leave the common approaches to concurrency in the 
style of S- and T-systems and will introduce I/O-places as an interface. 
Definition 5. An I/O-system A is a T-system A = (S, X, -*) with some dimension 
d and two distinguished sets IA, OA c Pr\ with I.&i n OA = $1 of inputs .and outputs 
such that there holds: 
We also denote A as the tuple A = (I,,, O,,, S,,, -+ cl) to point cxplicitl!, to the 
interface of A. 
An I/O-procedure, p, for an I/O-system A, i(; a relation P G S IS; S with: 
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and outputs. A can, by the above definition, take off signals from its inputs and 
send out signals via its outputs (property (ii)). The environment can communicate 
with A via I/O-procedures that put signals on the inputs of A and take signals 
from the outputs, but that cannot change the ‘inner’ state of A (this is SA 1 WA). 
s +~JBS’ means that s’ can be computed in A from s with exactly n applications 
of the I/O-procedure IP, i.e., ex;rctly rt additional communications of A with its 
environment ook place. When we operate with distributed. asynchronous ystems 
we may Eegard a module A to be aa I/O-system with an interface IA, OA or we 
may regard it as a closed system where its communication P via its interface is 
corporated into its transitions, (A, PL 
This definition of an I/O-procedure is quite general and a further theory should 
investigiate more specific procedure:. 
3. Automata L 
Definition 6. An s-automaton (sequential autom:iton) A is tuple A = (I, 0, S, -*I 
of 
(ib finite sets I, 0 (of input- and output-!ines) with I n 0 = 0, 
(iib a set S (of states), and 
(iii\ a transition relation + C (I h S) X (0 XS). 
~3 is 
finite * S is a finite set, 
determined % + is a functional relation. 
It is customary in automata theory to code the letters of the input- and autput- 
alphabets I, 0 by vectors of (0, l}’ with I = [log2 # IAl, or [log2 # O,] , respectively. 
However, we have a different approach in mind: any s E I u 0 shall represent exactly 
one input- or output&e of the ‘black box’ A. I.e., we allow only for a ‘l-out-of-n’ 
code, A transition s, s -Q _Y, s’ is read: when A in state s receives a signal via its 
input t-line) s A takes off this signal, serlds out one signal to the output ) and 
switches to state Y’. 
Note that the state concepts of S-systems and automata differ: an I/@-sign4 of 
an automaton is regarded to be a compo,lent of a state for an S-.systcm. For tinite 
automata WC always regard S as a sub-set of IWO but are free t(J use mnemonic 
names for the states. 
A Kormed Network, IV, is a net of s-automata where at most one signal may 
pass AL We give a definition of the semantic of Normed Networks in terms of 
s-automata from which the graph structure can easily be restored. 
Definition 7. For some given s-automata A 1, . . . , A,, the class NN(A 1, . . . , A,,) of 
all ?Jormed Networks tmr &4 1, . . . , A,, is the smallest class of s-automata that 
tij contains A 1, . . . , A,, and 
iii’i is closed under the operations feed-back and product. 
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Here feed-back and product are defined as: For any s-automaton A, x E IA, 
y E OA, the feed-back At of the output y to the input x is the s-automaton 
A;:=(In-{x), OK(y),SA, +A;), 
with 
and Cl denotes the transitive and reflexive closure of any relation. 
For any s-automata A and B the product A//B of A and B is the s-automaton 
or s, tL+iIzy, si and SI = s’l}. 
Some examples. K, H, E, D, P, F are the following s-automata with graphical 
presentations as shown in Fig. 2. 
K := ((1, 2), {3), (a}, (1, Q + 3, iI ; 2, cl + 2, (1)). 
K acts as a UNION of wires. 
H : = ((t, U, d}, (t”, t”, ii’, d’}, {up, down}, 4, 
with the transitions 
F 
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-+td 
Fig. 2. 
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I. down + td, dow 3, d, up --* d’, down, 
u, up-, d, down -+ d’, down. 
H acts as a switch. ‘Switches’ are also E, D and P: 
with 
E :== ({t, s), {t”, t”, s’), {up, down], -+J, 
t, un-, t”, up, s, up + s’, down, 
I, down + f”, down, s, down --* s’, UT. 
D := ({I, s), (t”, t”), {up, down}, 4, 
with 
I, up -8 f a‘, up, s, up-, r? down, 
t, down --, c”, down, s, dqwr --* t”, up. 
with 
P:= ({s,, s?). (ST sd], {up, dmm}, 4, 
s2, ‘-lp --* s”, down, 
s2, down -+ 5”. up. 
F is a kind of Flip-Fic,p* 
with 
F :-= ((s), (s“ I .s” 1. {up, down), + 1, 
S. up+ s’ , down s, down + 6’. up. 
Fig. 3 give an example of a Normed Network over H and K. Note that this net 
simulates just the s-automaton E (in the sense of Hartmanis and Stearns [ 131). 
Theorem 1. A fir& set !!)t of finite, determhed s-autornclta is caLled a base if&or 
my fide. detemirteci s-automatoll, A, there exists a Norrned Network, N, mer Y? 
that simrlates A. 
Tllc~r there holds : Tk .wts {K, H}, (K. E). {K. P} arzci (K, F, D} ore hascs. 
Q 
S 
Fig 3. H, and tf2 are supposed to have the same state. 
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For a proof see [25] and [33]. 
There exists a rich (but difficult to available) literature on Normed Networks, 
including several thesis. On a first glimpse Normed Networks seem to be quite 
restrictive as only one signal is allowed in a network-however, this standardization 
is interesting as for Normed Networks the sequential-, concurrent- and synchron- 
ized-operation modi (trivially) coincide. Thus Normed Networks are an important 
subclass of most computational models, whose study gives a lot of general (and 
also surprising) results. Without an understanding of Normed Networks this article 
would have never been written. For some (easier receivable) papers on this subject 
see [18, 19, 23, 24, 25, 29, 30, 3 1, 32, 33, 35, 36, 371, e.g. 
We will now generalize s-automata to asynchronous, parallel automata: 
Definition 8. An (asynchronous, parallel) automaton A is a tuple A = (I, 0, ,$, -+), 
with I, 0, S as before, but + is a relation + c (‘$(I) x S) x (v(O) x S). 
A is finite # S is a finite set (S E &, without loss of generality), 
We again adopt the model that any x E 1 u 0 refers to 011~ I/O-line. A transition 
X, s 3 ,4 Y, S’ shall be understood that in state s A takes off one signal from each 
inputline of X, sends out one signal onto each output of Y and switches t 
b 
state 
s’. Thus, in order that a transition X, s +,\ Y, s’ is ‘activated‘ there must be :.t least . 
one signal on each input Y EX and A has to be in state S. We always identify an 
automaton A with the following I/O-system: 
vs, S’E s: s -*s’ q 3xc1..~:3~‘cI0.,,:3s,.s~~s,.,: 
s ) 1 mod X, and 
relationship is straight-forward and no confusion should arise. Note that the name 
for the transitions of an automaton regarded as an I/O-system is ~4 itself. Thus on 
tlx level of T-systems we will not distinguish different transitions of the same 
automator by different names. Any automaton is also a modular but generally non 
Ir-xxHy dt’tcrmincJ I,/@system that consists only of one module. namely itself. 
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Table 1 gives several examples of automata we will use later. Also ail s-automata 
are automata with transitions X, s -+ Y, s’ with sets X, Y of cardinality 1. 
W 
SW 
SE&&q2 
I 
1’ 
. 
# 
0’ 
n: 0 
w 
G (1,. . , tl). :: -+{I’, . . . , m i. ff 
. 
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Definition 9. An APA-net (asynchronous, parallel automata net) over some given 
automata Al, . . . , A,, is a graph with copies of A 1, . . . , A, as nodes and connections 
of inputs and outputs as directed edges with the restriction that any edge connects 
exactly one output of some automaton copy with one input of the same or another 
copy. Let &, . . . , B,,, be the set of all copies of Al, . . . , A,, occurring in N. Any 
BI is called a component or module of N. 
Ihr (ON) is the set of all inputs (outputs) of modules of N that are not connected 
via edges and is regarded to be the set of all inputs (outputs) of N. Sc :=SB, x 0 l l x 
S& -where we regard all Bi as atitomata and not as systems-is the set of all 
component-states (C-states) of N. 
Let I be the number of edges inside N. Then S w := lV:, is the set of all wire-states 
(W-states) of N. 
We regard N to be also the following I/O-system: 
IV = (ftp x P&, *c'VxS~vxSC.,{B,, . . . , B,,,}, -+), 
where 
s = SI mod SH,, s’ = sz mod SN,, 
s T= 1 mod X, and 
I s-ImodX-Y, *v’ Z‘ , s + 1 mod Y - X, 
1 s elsewhere 
whcrc X and 1’ arc canonically coordinates of I,V, QK and/or SW depending on 
the structure B, is interconnected in N. (X n Y f fl may hold as in N an output of 
Y of some component may be fed back to an input of X of the same component.) 
APA(A ,, . . . , A,, ) denotes the class of all APA-nets over A 1. . . . , A,,. APA’ 
denotes the class of all APA-nets over some finite automata. 
Hy definition any APA-net is a modular I/O-system. APA-nets arc very closely 
related with Keller’s spccdindepcndent modules [ 16]. As a main difference we 
do not force APA-nets to be I-safe I/O-systems-as Keller’s module have to 
be--but allow accumulation of signals on wires. This more general approach stems 
to he quite helpful, cvcn for a later rcscarch of l-safe nets. 
Example. We rcgarj the net !V,: of Fig. 3 as an APA-net. The inputs. outputs and 
wires become coordinates of the state-vectors. We uct’ the order as shown 
in Fig. 3. 
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Thus the state (3,0,0,2,0,0,1,0,0,0,0,up,down) means that there are 3 signals on 
input S, 2 signals on output td, 1 signal on wire 7, A is in state ‘up’ and B in state 
‘down’. As #SK = 1 we dropped this coordinate. 
If we regard NE to be a l-safe net (i.e., we operate only with states S’ c_ SN such 
that NE is l-safe with respect to S’), then NE ‘behaves the same way as E does’. 
However, if we drop the l-safeness this is no longer true. Note that E is an 
I,‘O-system as shcwn in Fig. 4. 
3 t” 
t--2 w 4 P 1 5 s s’ 
Fig. 3. 
Two signals on input s in C-state ‘up’ of E result in the following computation: 
(2,0,&O, 0, up)+& O,O, ($1, down) +E(O, 0, 0, 0,2, up), and the old state is 
restored. However, two signals on s in & may lead to an unwanted behavior: 
(2, w, o,o,o, 0,0,0,0,0,up, up) -(LO,O,O,O, LO,O,O,O,O,up,up) A 
-(O, O,O,O, a2,0,0,0,0,0, up, up) --* (0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, down, up) 
A A 
411),0,0,0,0,0,2,0,0,0,0,down,upj 
.-I 
* (~,0,0,0,0,0,0,2,0,0,(~,down,down) 
13 
2 (0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, down, dow,l), 
where 2 signals have correctly reached the output s’ but NE IS in the incorrect 
C-state ‘down’. 
A rather simple but important difference of APA-nets and Petri-nets is 
Lemma 1. APA-Ilets are modular, but generally non locally determined, T-systems. 
Petri-rrets are locally &term; :‘?d, commutative, but generally non- persistent, 
T-systems. 
A proof is trivial. This ditkrence comes from the fact that APA-nets have no 
shzred inputs but PN do. 
riny finite automaton A = (I, U, S, 3) can easily be translated into an ‘equivalent’ 
Petri-net, N,+ Simply define NA to consist of the places PNA = I u 0 u!3, the events 
E = N.4 3, i.e., for any transition X, s + Y, s’ of A thiere exists an event e x,~.Y,~’ E ENA, 
and the Petri-net graph is defined in stxh a ?vay that an event e x,s, y,s’ has the places 
X u {s) as input-places and Y u {s’} as output-places. A in state s is represented 
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by exactly one token on place s and the signals on the I/O-wires of A are coded 
by tokens on the corresponding places. Thus the dynamic behavior of A, 4,+ is 
‘precisely translated’ into + of the Petri-net N+ 
This simple translation is a hint that a simulation of modular systems is generally 
easier than a simulation of non-modular systems. The simulation of noe-modular 
Petri-nets by our modular APA-nets becomes quite complicated, but also more 
interesting, and will be shown in the final sections. To do so we present in the 
following section a precise notion of simulation that gives a formal correct meaning 
of ‘equivalent behavior’, ‘precisely translated . . .‘, etc. 
It should be noted that we can easily corporate APA-nets and Petri-nets into a 
common, mixed net: concept. An example is shown in Fig. 5. NH presents a mixed 
net whose component M can only be used sequentially inside NH, even if several 
signals accumulate on the inputs of N 1-1. This net can easily be formally defined as 
a Petri-net as we can translate by the above method all APA-components into 
Petri-net sub-parts. We will drop a formal definition for this mixed net conception 
here. They might be of some practical importance for a design of concurrent systems 
as they allow for modular APA-net subparts and non-modular Petri-net subparts 
for different purposes. 
Fig. .5. 
4. Sindation 
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S-system A = (S,+ +A) iff 
VSE K4: 
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Definition 10. An S-system B = (SB, +B) simulates an 
3K: s*+q3(s&-{0}, Sk 3sr-,Ks, ws, Swk 
(i) s 2s’ r 35kK,v: s=p’, 
(ii) WE&: f=$G’ t s?s’, 
(iii) ‘tl&S& s‘+ r 3&K+: s”=$s+, 
where K + := lJ K’(&) G Ss is the set of all attached states, and SB -K’ is the set 
of all intermediate states of B. The states SE K, are called attached or equivalent 
to s. 
We also say that B simulates A via (the simulation mapping) K in the above 
case. B simulates A k-promptly, for k EN, iff in addition there holds: 
(iv) v’s, s’E&: W&C,: WE&I: Vn d’U sk6~(s) and S+& 
t 3m <k l n: hS~(~). 
Here we <denote by 6;(s) for some S-system C = (SC, jC ), some state s E SC- am? 
some r E N the set 
N;W:={S’E&-: &I,. . . ,&+pESC :s ==sl, r’-Srtlandsi-,s,,lforalli, 1~ 
is-, and Vr EN: VQ,. . . ,st+@+: (s =sl, s’=s~+~ and s~-+s,+~ 
W, l&if) t ET) 
of all states that can be computed from s in less than r steps but not in more than 
r steps. 
B simulates A promptly iff B simulates A k-promptly for some k. 
B simulates A rt-sarPely (via K) iff, in addition to (i)-(iii), there holds: 
W VS c S.4: A is 1 -safe with respect to S 
‘= B is jr -safe with respect to UK(S). 
Let us briefly discuss these requirements: 5y (i) any computation in A can also 
bo fulfilled in B, but may require more step<.. All computations of B that start from 
some attached state and (ii) lead to an attached state again can also be done in A, 
or (iii) if they lead to an intermediate state may always be prolonged in B to an 
attached state of K’. In other words, B reflects all computations of A (via some 
coding K of the states) and allows for no hang-ups due to the process of simulation. 
However, if A has some hang-ups, then B may also have some. 
Let us regard three extremely simple examples: 
1. .4 = (SA, +A) with SA = (so, sl, s2, S-J} and *A is defined as 
S()+Si for liiG3. 
A is a non-deterministic system (‘with degree 3 of non-determinism’). We simulate 
A by a system R (‘of degree 2’): R = (SB, +B) with SB = {s, So, .?I, 52, SJ) with 
the transitions 
The state-mapping K is defined as K(s; I:= {Si} for 0 d i s 3. Thus K + = Sn -{s}, 
i.e., s is a non-attached state of SF,. It should be noted that there is no possible 
state-mapping K’ : $4 -+ ‘$(SB) -{fl} satisfying Definition 10 such that K” = SR, i.e.. 
s must be a non-attached state. The reason is simply that we have made an 
intermediate decision in s, as we have excluded S1 as a next state, but are still 
fret to choose .Q or Sj. Thus, s cannot belong to K,, for 0 5 i < 3. 
2. A = (S.+ + ,.I\ ) with Sri = {so, sl} and so + sI holds. Let B = (SR, +B) with Sn = 
(5, Vcl. .VJ with .Co -+ s, s + s and s + S1 . B simulates A, as we may define 
K (.s, I:= {.I-I}. 01; i y--- 1, with s as a non-attached state. However, this simulation 
has some disadvantage as we may run in B on a path .qr, -+ s -P s + s + 9 l . + s + - l l 
forcvcr-. Ncvcrthelcss we fultil all requirements of Definition 10 as we are able to 
reach a state of K ’ from s. Such a situation introduces a new ‘iivelock’, a circle 
we may pass arihtrarily. To separate such constructions from ‘smooth‘ ones we 
introduced the notion of a prompt simulation. In this example B simulates ,4 but 
does not simulate A k-promptly for any k. For promptness we require that any 
computation from some state SE KY, to some rlttached state S’ E K(cCl,,~s \I must 
have reached K(h’:‘,(.s I) in a bounded number of steps. Attention!-this does not 
imply th:i; after a bounded number of steps from S E K, some state in k’#.\ (.s \\ 
for sornc !I mnst have been reached. as for twcxrr~xt systems ant’ ruay stay in 
non-attached intermediate states forcv*er. Such an cxamplc is: 
.3. ‘4 -c I s.., , -a ..\) with S.,, = ((1,,. (I ]} k (11, : i E ‘X) with the transitions 
If one allows for non-attached states (as one should, see our first example) and 
researches concurrent systems, such ‘ugly’ situations as in our previous example 
cannot be excluded. This forces us to be very accurate with our formal definitions 
and such simple things as ‘prompt’ simulations must be formalized carefully. Even 
this presented definition of promptness has some disadvantage: We handle only 
non-circular computations of A. If WC- have a state s E Sn with s -+ - l l + s, then 
s$SI;(s) for all tt EN and we thus hav: made no further requirements for states 
SE K,. In such a situation A has itself ‘non-prompt’ computations as we may run 
on this circle forever, and we thus allow further livelocks in B. A deeper research 
of such situations has to be done. A possible solution might be a definition of a 
prompt simulation via ‘unfoldings’ of both systems A and B. 
This concepiioc has been developed by the author [31] independent15 from other 
attempts. It is quite closely related to the independent definition of a reduction in 
concurrent systems by Kwong [21]. The main difference is that we allow states of 
A to be coded in B. Later definitions by Berthelot, Roucairol and Valk [3], Jensen 
[ 141 and Kasai and Miller (15) state very similar requirements in terms of T-systems 
where also the transitiolr sequences of A must be refound in some coded version. 
This can also be expressed in S-systems (by coding the history of a computation 
in the states)-but the main difference is that the mentioned authors operate with 
a mapping K : S, + SR, that seems to be too restrictive. Also we are not interested 
in an algebraical study of the properties of simulations here but will apply :his 
formal definition for a further study of the connections of various classes of 
concurrent systems. For this reason we tried to state a simulation conception in 
great generality, that shall hold in most models, shall allow for some proper hierarchy 
theorems in Petri-net classes and shall also be true for most accepted realization 
constructions of the literature. 
However, this definition states some very general principles for simulating the 
computational aspects in various models- including synchronous switching circuits, 
classical automata theory, etc- but is not adapted for concurrency. Thus it should 
nor be surprising that on this general level proper hierarchy theorems could not 
be received-as most problems unsolvable for concurrent systems are solvable for 
s,vnchronous ones. We thus have to adapt Definition 10 to specific aspects of . 
concurrency. 
The real difficlilty in concurrc_nt, asynchronous systems is the intercommunication 
of such systems. Tkic ~;;~~‘ral remark includes synchronization problems and the 
question of obscwability of concurrent systems. It seems to me that the handling 
of interfaces is a good distinction for synchronous and asynchronous syGems and 
should bc formalized in a simulation conception. We thus extend the previous 
definition: 
Definition 11. An I/O-system B = (Z,, OR, SB, -)J simulates an I/O-system A = 
&, 0.4, SAl -Q) (via K;? iff B simulates A via K as an S-system (i.e., the 
requirements of Definition 10 are fulfilled), and in addition there holds: 
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Vp&: @fp)nIf? $0, VpEoA: #(p)nO&Q), 
Vp*p’EIAuOA: pfp’ ) @(ph@(p')=0, 
Ii) zero-coding: 
VpcOA: VSE&: VSEK,: (s(p)=0 x f=Omod@(p)nOB). 
( ii) standard-coding: 
s1 mod P ST mod Q(P) 
.Q -= > 
s2 mod PA - P 
s; = 
.sz mod PR -e(P) ’ 
I iii ) monotony: 
vs, s’ E S/, : VP c I.4 u OA : 
(i\r 1 linearity: 
Let us discuss these interface coding requirements very briefly: 
Firstly, it should be noted that one may require the monotony and linearity 
properties Ay for one-element sets P 5 I,, u 0 ,,\, as the general case can then be 
shown by a simple incixtion proof. Also it would sutfice for the sequel to sthte the 
property ‘krandard coding’ only for P = I,, u O,.,. 
As scverai ‘hand-shaking’ procedures operating with xndy and acknowledge‘- 
signals are quite common in the literature as a coding of ant' wire by a bundle of 
wires---and should n(Jt be excluded as a sirnulatioll -we cannot demand ct, to bt: 
a mapping with @& 1 c_ III and @(CL, 1 c-- ON. The L -roperty zero-coding is only of 
technical interest and may be replaced by various different requirements in the 
fkltowing theory. Hut we need such a kind of requirement for impossibiliry proofs. 
I‘hc propertics (ii)-\~c i state certain independenccs of the interface coding. 
13~ 1ii I thcrc shall kst a certain standard coding * for the interfaw such that for 
Al ct:ltc\ of A that arc equal on some parts P of the interface the standardized 
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coded states also equal on Q(P). This requirement may look quite strong on a first 
view but it seems to be quite natural-as for asynchronous systems nothing is 
known about the arrival of signals on different wires, thus there should exist a 
coding of those signals (say on P) that is independent of the arrival of further 
signals (on (IA u OJ - G(F)). On the other hand, this requirement makes no sense 
for all attached states. Suppose one would require the following property: 
vPcI*uo~: WS*,S2,S3E&: s1= 
( 
Si IllOCiP 
s 
2 
modP 
A -iF-’ 
Let us now regard an input p E IA and two states s 19 ~2 with s ii p i = 1 and .s2! p) = 2 
with i signals on input p for Si, i = 1,2, with the standard coded attached states SF 
and sf. However it may happen that for s$ one signal on e(P) becomes assimilated 
in U’*, i.e., there may exist a state SEEK,, with sf +& and in Sz only ON 
signal can be found on a(p), the second being assimilated into u/;3. Such an 
assimilation of signal is quite natural and cannot be avoided in general. But this 
situation could result in two states ST and $2 that equal on @(p). Now define 
13~ property c+) wc would conclude 
3, E K,,: s3 = 
S2 mod Q(p), 
sf mod PH -G(p),’ 
with the result that Sm3 = ST E K,,, i.e. S3 EK,,, a contradiction. 
One might try to escape this problem by defining K : SA -+ S13, s ++s*, without 
further attached states to s. Such mappings are demanded in the mentioned 
simulation conceptions of the literature. However, such a requirement seems to be 
too restrictive. One should note that a computer A togdw with a tape recorder 
th;lt only stores the history of the computations of A but does not influence these 
computations would not be a realization of A, as a state s of A may have different 
histories. But more important is that several standard transformations of a net A 
into a net B do not have the prcperty that a state s of A can be mapped in only 
one attached state S of B. 
Thus our requirement that K maps slates into sets of states is essential. As a 
consequcncc we have to be quite careful in stating requirements for all attached 
states. This is done in (iii) and (iv). 
Monotony states that, whenever we change a state s to a state s’ by merely 
adding some input signals or removing some output signals, we can find to czn~* 
state ..? equivalent to s a state S’ equivalent to s’ where we also have only added 
some input signals and/or removed some output signals but had not to change the 
inner part WR of .T or further non-involved inputs or outputs of 5. 
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Linearity states that if we can code some inputs and outputs P as Sr ] a(P), then 
we can use the same coding for a further state $3 provided that Sr = Sz on Ws. 
This restriction is important as it requires that possibly assimilated input signals IBf 
5, and S2 have to be assimilated in both states or in none. 
It should be noted that such requirements are quite natural for asynchronous, 
concurrent systems and separate simulation conceptions for asynchronous and 
synchronous models as they are too restrictive for synchronized systems, where an 
interface coding might be more general. 
We also need a translation of I/O-procedures: 
Definition 12. For any two I/O-systems A and B where B sinulates A via some 
K and Qi and for any I/O-procedure IP for A we define a rela:ion P$G SR x SH as 
Vi,s’ES*: SP$f’ 6 3s,sk&: &KS: s”Eky: . 
(i) SW, 
(ii) SsS’modlD and Sa,?modOR, 
(iii) s = 3 mod WB u @(P . ), 
with P - := (p~r~uo.~;s~p~=.~‘cy~}. 
Note that (ii) and (iii) arc trivial consequences of (i). In O&Y- to show how to 
operate with this formal apparatus we will prwt‘ (il. 
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To (f3)-(8): Induction on rz. The case n = 0 is Definition 10. /z -+ n + 1: 
(p) We have s -+i’jd s’, s’ E K, fixed. There exist states s”, s”’ E SA with s --+];.ga~s”, 
s “Ps “’ and s”‘+Qs’. By induction there exists 3% K,f, with S-+~,p4” ay (0~) 
we find a state S”’ E K pt” with 3”lP’S” and by Definition 10(i), we find a state 
S’ E K ss with S”‘+& Thus a*kg S’ holds. 
(y) We have S-+L:,!S’. By Definition 12 there exist S”, 3” E K ’ with 
f-+L &‘P’s”‘=+~s’. By induction and Definition 10(E), we conclude! 3s”, s”’ E SA : 
J -&dW”~~s~; i.e., s -+i$ s’ holds. 
(6): We have $-+;I:&$‘. Thus: 3S”, 5”‘~ K’: S-~nR,~lS”~‘~“‘rjSSO and 3s”‘~ SA: 
s”’ E K sl’* . Thus by Definition lO(iii), we find a state s+ EK’ with s0=3~s+. n 
It should be noted that the properties zero-coding and standard-coding were not 
needed for this proof. There seems to be some freedom in modifying these both 
properties. 
We will not enter a study of the properties of our simulation conception. Of 
course it should be noted that the simulation relation is transitive. In the sequel 
we will use this conception to prove some proper hierarchies in P&tri-nets and to 
si.idy the connections af modular, non-locally determined systems (as APA-nets 
are) with locally-determined, non-persistent systems (as Petri-rci; *are). 
5. A hierarchy-theorem 
As an example of the significance of such a formal approach we can precisely 
state a well-known -xu somewhat ‘mysterious’ and unproven-classification 
theorem for Petri-nets LTheorem 3). 
Definition 13. A Petri-net (PN),N, is called a 
Marked Graph (MG) * VpeP+ #‘pd and #p-4, 
State Ma&in:: SM) * V~EE+,L #‘e= &,‘=l, 
Free-Choice net (FC) * Vp E PN: Ve E p’: ( #‘e = 1 or #p’ = l), 
Extended F;_‘ (EFC) * vp E PN: vf?,, c,q’: -41 = &, 
Simple Net (SN) 
(#pi > 1 and #pi > 1 z p1 =p2L 
With MG, . . . , SY : ,e denote the corresponding classes of all MG, . . . , SN. Also, 
GPN, RPN, PN deriote the classes of all GPN, RPN and PN. For any class C OC 
S-systems with a dimznsion we denote by k-safe C the class of all k-safe S-systems 
of c. 
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Definition 14. For two classes Cr, Cz of I/O-systems we define: 
c-1 c cz # VA E Cr : 33 E C2: B simulates A promptly, 
G 9f cz # 3A E Cl: VB E Cz: B does not simulate A, 
c, =c2 * C1 c Cz and C:! c Cl, 
catch # CCC? and C&C,. 
One should note that Cr @ C2 is not equivalent to --Cr c Cz, as for an inclusion 
we require promptness of a simulation, while for non-inclusion we require the 
impossibility of a simulation. This is simply to make the following results as strong 
as possible. 
To make our simulation requirements more intelligible we present a new simula- 
tion construction for (k -safe)GPN = ( I -safe)RPN. 
Theorem 2. GPN = RPN, 
safe GPN = l-safe RPN. 
It should be noted that the construction in Theorem 5.5 in Hack [ 101 works also 
tint: for S-systems (although the definition of a Petri-net language does not require 
hang-up-freeness). We present this (slightly modified) construction and show how 
to handle I/O-systems in addition and how to fulfill our axioms of a simulation. 
We present only an informal outline of a proof for Theorem 2 that nevertheless 
should make all ideas intelligible. 
Let A’ be a GPN with some p E Ps. ‘p = {cl. . . . , o,~}, p‘ = {c ;. . . . , d,), where 
‘p :-Y p’ f I!, is allowed. 
Case 1: p is k-safe (with respect to some sdt of markings we are interested in). 
Lot tl, denote the number of arcs from. 4i to p and t!l the number of arcs from 1‘ 
to (J;, 1 - - i 5: )I, 1 P- j -s m. WC construct an r-shift-register as shown in Fig. 6(a) for 
r = I +max(k, tll, . . . . d,,, & . . . , (I:,, ). ln Fig. B(a) we have chosen lilt = ti; L- dh, = 2 
for legibility. 
A state ,r is called safed ifT for all S’E !)i(s) and all place-pairs p,‘, p, for 1 =_ i y: I 
thcrc holds: :i’[ p,’ ) + S’QT, ) = I. WC say that such an r-shift-register SRt 11) for the 
place 17 simulates a number z 5: k in a safed state s it? there are exactly z places 
/’ . i,+ * * - 7 [Iii;, 1 ‘._ i, ‘- 11, 1 -_ j 5-z :, in SRQJ) with s(p,‘, ) = 1. In other words, exactly : 
tokens arc on the ‘positive’ places, while r - 2 tokens are on the ‘negative’ places. 
fulfilling our requirement that ~(p~~ 1 + s( pt ) = 1 for all i, 1 5: i =: r. 
In a safed state the tokens on the positive places may trickle down the shift-register 
and gather in the inferior positive places. Let s + denote such a safed state where 
all tokens on the positive places have gathered in the inferior part. 
To construct our RPN, M, simulating JV. we replace in X all places ~7 by such a 
shift-register. If we regard h; and A4 as S-svstems without an interface tie. we 
have to fulfill only Definition 10 but not 1 1 ),*thcn we have finished: M obviously 
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SR (PI 
ei 
Fig. 6. 
simulates N via the canonical state-mapping X, where K, is the set of all states S 
of Sh, such that S restricted on 5X(p) simulates the number s(p) for all p E PV. 
There holds obviously: Any state of K ’ = [J, rs% K, is safed and !N(K ’ ) = K ‘, . ’ 
i.e., there are no intermediate non-attached states for this state-mapping. Further, 
any event fireable in some stal’e s ES N may become fireable in any state SE KS, 
as S=&s’ and sc ----+(, holds ifi s -Jo holds. On the other hand, any event e is 
fireable in some S E K, only if Y is fireable in s in IV. This proves immediately that 
114 realizes N k-promptly for some k’. We halIe to choose k’ as the sum of all r 
for all r-shift-registers in M. Any local activity in M thus may have a deiay of at 
most r steps in a local r-shift-qegister, thus a l-step computation in N may take 
not longer than k’ steps in M. ’ 
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Case 2: If N is not safe an unbounded number of tokens may accummulate on 
p. We thus have to change the previous construction a little bit. We use the notations 
of Case 1. Let d :== max(&, . . . , d,,), d’ := max(& . . . , di,,). Instead of SR(p) as 
shown in Fig. 6(a) we operate with a shift-register SR’(p) as shown in Fig. 6(b) 
(where we again have chosen dl = d, d i = d’, d,, = d,,, = 2 for legibility). We now 
proceed with SR’Q) as in the firs!: case and result in a (possibly non safe) RPN,M; 
simulating N promptly. 
An alternative praoiilpt and hang-up-free transformation from GPN to RHV in 
the case of S-systems can be found also in Miiller [22]. 
If we regard N and 1M as I/O-systems we must also handle an interface coding 
fulfilling all requirements of Definition 11. We thus regard input and output places 
of N that will now be transformed in a different way. 
Let p be an input place of N with ‘p = v). If p is not safe we may proceed as in 
Fig. 6(b) where we simply drop p1 up to c,,, choose d := 1 and define G(p) := ( pl}. 
If p is k-safe we use a construction as shown in Fig. 7. We define 
44 p 1 :r- (p&, . . . , p& P&~.,, . . . , p01_lT~} c I,\, u Oh, and say that such a modified 
shift-register simulates a number z 5 k iff exactly z positive places, including the 
positive input-places, carry a token in a safed state. 
P+ 
'Nl 
9 \ 
as in Figure 6a J 
Fig. 7. 
modify the ‘vertical shift-register output-part of Fig. h(a) into a ‘horizontal‘ ~IIC‘ as 
shown in Fig. 8, with ti:- Illax(d ,, . , . , d,, ). Obviously wt‘ d:: tine 
(I’q’):‘{P;,r~l,. * * * .[h’wI;,p,N,, *. . .[‘,X,lEl,l, d?\I. 
\t;t! say that such a tnodifitxi output shift-register (OSR! I> \ \ sirlllcltlftls a nutnim 
_ - - k 
ti 1 rstwkly iff exactly z positive places (including the output-places) carry a token 
in a safed state, and 
t ii I .worf~k iff exactly; 2 of its positive output-places carry a token. and none of 
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The state-mapping s *K, must now be defined in such a way that for an output 
place p E ON and a state s E SN a state SE K, restricted on OSR(p) simulates s( p ) 
strongly. This is simply to fulfill our requirement of ‘zero-coding’ of Definition 11. 
1 
The remaining states S of S. bf, where s’j ORS(pJ simulates s(p) weakly, become now 
intermediate states of Sn, -K ‘. 
We thus also result in an I/O-system, AI, simulating N as an i/O-system promptly 
(and, of course, hang-up-free). El 
We now will investigate the Petri-net sub-classes of Definition 13. In a first part 
we state some ‘positive’ results (Lemma 3) and will then turn our attention to the 
quite interesting negative impossibility results. 
Lemma 3. MG = APA( V, W), 
SM = APA(K, I), 
FC = APA(K, I, V, W) = EFC, 
SN = APAM, C’, N’, 9. 
For a definition of the used modules see Table I. A proof oi i’l.9 first three lines 
is a simple exercise whee one needs only some very simple techniques, as to simulate 
modules /I. ::, by some trees of V and W modules, e.g., to translate places into 
wires, tokens into signals, etc. There arise no problems as the Petri nets in MG u 
SM UK u EFC are also a kind of ‘modulal ’ nets: a conflict in FC can be 
interpreted as a non-determinism. However, this is not true in SN. Nevertheless a 
transformation from SN into APAX, V, W, S’ is quite simple and a typical example 
is @en in Fig. 9, that should be self-explanatovy. 
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A Petri-net 
in SN 
Its simulation 
in APA(K, S, V, &‘I 
0 
CL *II 
Fig. 9. 
The oth(:r direction of Lemma 3, to translate the given APA-net classes into 
Petri-net $asses, is a very trivial exercise. 
Regarding thd languages generated by Petri-nets, FC, SN and PN are equivalent, 
as for any Petri-net there exists a FC generating the same language, see, e.g., t IO). 
On the other hand APA(K, V, W, S) is certainly less powerful than general APA- 
nets with respect to their synchronization or computing abilities. This fact, in tems 
of S/V was first noticed by Patil [ZX], who proved that SN is ‘less powerful’ than 
PiV. Compare this with Kosaraju’s result [Xl] that inhibitory Petri-nets (iPN) are 
‘more powerful’ than PN. (In inhibitory Petri-nets there are special ‘inhibitory’ arcs 
from some places to some events allowed that prohibit such an event to fire if one 
of its ‘inhibitory’ input-places carries a token. I++ rt>qrtirrB Itt~~~ C/UU ~1 itzhihifor!* 
~m-s are LT~~YY~ f;o 71 GFI input-plncc p E Iav of N. Any PN is also an iPN-without 
inhibitory arcs.) Th.: above apostrophes have to be used as both authors gave no 
dt.!finiti0n or clear itlca of what ‘powerful’ shall rdcan. 
WC chall now re$tate both results, and some more, in preciselv defined terms 
wit ri rigorous niathematical proofs (vvithout”anv ‘mvsteriousness’). _ 
Theorem 3 
Proof. The inclusions are trivial by definition. We have to show that they are 
proper and will proceed by a series of lemmata. 
Lemma 4. PNE iPN. 
Proof. We call an iPN, N, testable # 
s:, modINuON 
S 11.m = 
si, mod WN 
, and 
(i) tt s m >- vs E !R(s,,,,,*): vp E P: s(p) = 0, 
(ii) 11 > 172 > 3s E !Qt,,,, ): 3p E P: s( p ) > 0. 
Szek i : There exists a testable iPN. 
Regard the iPN, N, of Fig. 10. N is an unbounded register with a test. We define 
s:, := (0, 12, 0, 0, 0, 01, s;* := (0, 0, m, 0, 0,O) Vn., m E l+J, and P := {ph}. Thus N is tect- 
able. (There are more simple examples of testable iPNs.1 
(ADD) 
(SUB) 
(A ODJ) 
(,o) 
1=01 
T_T_K (UNBOUNDED REGISTER) 
Fig. 10. 
I e- 
I 
INHBBITORY ARC 
SW~ 2: Any iPN, M, simulating a testable iPN, N, is testable itself. 
Let N be testable with P, sk, s,‘A, s,, .,,, as defined above. Let M simulate N via K 
and @. We define for M: p := (D(P) n Oh,. By the standard coding we find for all 
U, 111 EN states sk* EK,,,, s~,*E K; ,,,, sz,,,, EK,” ,,, with sz.,, = s:,* mod IM u Oh, and 
= q ::,* mod U’%,. 
For some rl, 111 EfV with II s UI i nd S”E Shl with s:,,,, J,&’ we find states s l.‘ SN, 
.<E K, with s’&.~ (Definition l(Uii)) and thus sz,,.,+vJ and s,,,,,~ 3,~s (by (ii)). 
As N is testable wt: know that s( /J ) = 0 Vp E P. Thus by zero-coding we know That 
qlso S(p) = 0 VP E @(PI n OhI = ii As these places are output-places of M we 
conclude from .&&~ that also .? = 0 mod p. 
For 12, HZ E !V with n > III v c- find a state s E SN, p E P with s,,,,,, =S,X~S and s C p! : ’ 0. 
Thus by Definition 1 O(i) and zero-coding there exist s’ E K,, p E Q( p) \+ ith 
* s .II ,)?I =s,~~.F and S( c) > 0. Thus A4 is testable. 
Step 3: There exists no testable PN. 
Suppose there exists a testable PN, N, with P, s:,, s,‘;, s,,,,, as above. Define 
S_:= {s;;; m E N}. Se is an infinite set of # PN-vectors. By a little generalizatiL)n 
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of Kosaraju’s argument [20] we find ml, rn2e N with ml cm2 and ~2, ss:A,. Thus 
there exists a vector s’ with s &, = s t,, + s’. For s+ := s’ mod WN and s+ := 0 mod IN u 
ON there holds s,,,,~~ = So,,,,, + S+ Vn E N. For n :=ml+l<mz we conclude: 3s~ 
STV: 3p E P: &?I, +Ns and s(p) > 0. As IV is a PN we conclude: s,,,~~ =s~,~, + 
s++~s +si and (s +s’)(p) >O, a contradiction. 
By Step 1 up to 3 not all iPN can be simulated by PN. This proves Lemma 4. 0 
\(+e wilt discuss why we prohibited inhibitory input-places of IN for an iPN N 
after the proof of Theorem 4. 
Lemma 5. SNC PAL 
Proof. We call a PN,IV, SN-hard h< 
3P E ON : 3s,, E SN : 31/O-procedures IFPI, IP for N: 
(ij fb c P, 
(ii) Vds’E&: S(,----+S’ > 
N.liZ , 
(I) s’(p)=0 b/PEP, 
(2) 3S’ES& 3pzP: 
s&+.C and s’(p)>O, 
(iii) V’s, 5’ ff S,V : vy E r,v uo,w: SW ) 3s; ES&c 
StPp 1: There exists an SN-hard PN. 
We may choose PM‘s %smoker-net’ [28]: N is the Petri net of Fig. 11. We define 
St,. - . ((I, 0, 0, 0, 0, O), P := {ph}, iF$ is the relation: V’i, i, k E Njo: 
and for p holds in addition 
(4 (4 0, i, j, k P( 1, 0, 1, 0, 0, 0). 
Thus N is SN-hard. 
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Step 2: Any PN, M, simulating an SN-hard PN, N, is SN-hard itself. 
Suppose IV is SN-hard with P, so, PI, p as above and A4 simulates N via K and 
@. We define for M: p := G(P) n OM, So is some state of IQ,, p := ITDz and & := PEl). 
Then there holds: 
(i) Pr c P, obviously. 
(ii) For some S% SM with s o-+M,p,sO we find S’E SN and S’E KS’ (by (y) and (6) 
of Lemma 2) with so+& and s~--+~,~~s’. As N is SN-hard we conclude that 
s’(p) = 0 mod P, this implies by zero-coding S’ = 0 mod p and thus also so = 0 mod I? 
Also we find a state s+ E SN with s’&s+ and a p E P with s’(p) > 0. By Lemma 
2 we thus find a S+E KS+, a p E G(p) with ?-+L,& and S’(p) > 0. Thus also 
,+ 
so-&s . 
(iii) Given are S, S’ E S,,,,, p’ E Ib, u OM with SIJV’. There exist s, s’ E SN with 
se& $‘~h’,e and sPs’ and p&uON with f%#(p). As N is SN-hard we find 
s; with sP& and s’= s\ mod p. Thus there exists also a state s”‘l E K,; with SUQ$ 
and thus: 
s’= s; mod WN, 5’ = s’i mod W/M, 
s’l =s’modp and si =si modPN--(p}. 
By linearity we conclude: 
Eli; E K,g : s; =S’mod a(p) and S’, =$ mod PM --G(p). 
This implies also SIP& and Si (jj) = S’(Q). Thus M is SN-hard. 
Step 3: There exists no SN-hard SK 
It should be ;loted that a simpler version of this Step 3 is the non-formally user! 
idea in Patil’s proof in [28]. This step generalizes and formalizes Patil’J; ide;o. 
Proof of Step 3: Suppose there exists an SN-hard Simple net. ‘V, with P, so, DpI 
an3 [Fb as above. We define for this proof: An so-derivation, d, in (N, [FD’)-for any 
I/0-procedure [fp’ for N-is a finite sequence d = (so, s 1, . . . , s,, ) with si --+Ns~+ 1 or 
SjP’Si+ 1 Vi, 1 d i <n. The length l(d) of d shall be n and sd denotes the final state 
s,, in d. We say that d puts token on the places in B(d) := {p E Ph ; sd( p) > 0). Let 
lP’/li be the set of so-derivations in (N, P’) that may be prolonged from d: d’ E P’/d 
rf there exist states s,,+ ], . . . , s, +,,* with d’ = (so, . . . , s,,, s,,+I, . . . , St1 +,pI ); m = 0 is 
allowed. Also IFPI l/d,, is the set of all so-derivations in (N, P’LJP) with (d,, d) E IF l/d,: 
iff d is an sdll -derivation in (N, IP) with at most one application of IFP in d. 
&V/d ) := {p E P,,, ; 3d’ E $‘/d : p E B(d’)} is the set of all places that may receive a 
token by prolouging d in (N, 5”). 
We define inductively so-derivations d,, in (N, R): 
- II = 0: do -= (so). 
- II -+ 11 + 1: Let d,, be the so-derivation constructed in the nth step. Define for all 
pePN -IEUIFp~/d,): 
\CO if ptiB(iF9’ l/d,,), 
L(p):=i .min {/cd’); p E B(d’) and d’E IDa I/d,). 
The property (ii) of SN-hardness ensures that there exists a p E PN wrth Lf p) < 00. 
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Define L:=min{L(p);pEPN - B(PI/d,,)}, and let p and d’ be a place and an 
sc,-derivation with L(p) = L and Z(d) = L and p’ E S(d) and 6~ P5’/d,. 
There holds: I(& >I(&), as @%(d,,)._ Thus the so-derivation d’ with Z(6) = 
I(&) + 1 and & IFp< ‘_/d,, i.e.: d’= (d’, sd), is also in P/d,,. We regard the final 
state s+:=/+ in d’. There holds either s+--+NS (:= ?) or s’PS. Suppose s +5’S 
holds. This implies s+( jj) a f(p), as p cannot be an input-place of IV, according to 
~&B(P&f,,) and p E 5(P’ l/d,,) and (iii) of SN-hardness. Thus we found a s(j- 
derivation d’ with Z(d’) < I(& = L, in contradiction to the definition of L. As a 
consequence s + -*NS must hold with St(p) = 0. There exists an event e E EN with 
p E e’, 4 fires from state s + toS,andthuss’(p)>OVp& Weassume’4={i&}, 
the general case is analogical. Assume il # B(PJd,, ). This cortradicts to the definition 
of L as il E 5(d ‘). This holds also for il with the consequence that il, iz E B(lP)/d,, 1. 
As N is in SN we assume that only 1’2 is a shared input-place of Q, i.e., ii =(u) 
holds. Let d” be the shortest so-derivation in l&/d,, that :?uts a token on il, i.e. 
such that /“(iI) ~0. There are two possibilities: 
Ci) i;? E B(~I /no), 
For (i) we choose a shortest sCj-dti:rivation d’ E IjPJd” g l&/d,, with iz E B(c!* ). As il 
is not shared in N we know that also il E 5(d’) must hold. Thus in 8’ il and iz 
carry a token, and by a firing of e we get p E 5(&/d’) 5 U&/d,,), a contradiction to 
the defin,tion of /j. 
Thus Iii) is true. We define the (n + 1 )st S,,-derivation d,, , I := d”. As BriPJd,, ) - 
!BPJd,i 1) contains iz (case (ii)) we conclude that IBI((Fpt/& , I 1 c~ lE%(P$/d,, ) and this 
induction must lead to a contradiction as PN is a finite set. 
All main ideas of this step can be found in Patil [B]. ‘1 
Lemma 6. FC’E SN. 
Roof. WC say that a state s of a PN,N, can always reach a set P z OV * 
tls’ E !W.s ): 3s” - ‘= !N(s’): 31’ E P: .s”( p) ‘> 0. 
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Step 2: As PN, M, simulating an FC-hard PN, is itself FC-hard. 
Proof. As in the previous lemmata. Use monotony. 
Srep 3: There exists no FC-hard FC. 
We present a more general characterization for FC: 
Lemma 7. A PN, N is called strictly monotone x 
VPCON: vs,slGsjv: s+s 
t (s can always reach P >- s1 can alwnys reacrl P). 
A11 Fve-Choice-nets are strictly monotone. 
Note that from Lemma 7 it follows immediately that no FC can he FC-hard. A 
proof of,Lemma 7 follows from the nice theorem.of Klemens Dijpp: 
Theorem 4 (Klemens Diipp [8]). Let N 6e an FC and CF E ‘$(&) a se;’ of sefs of 
events. Let S c SN be a set of states with the property :
Vs,s’ESN:sESandsl~s > s,ES, md SF !H(S. ” 
Let s be a state of SK -S with 
Thtvr tkre hokis : 
vs’ES.y: s’=s ) vs; E!v(S*): 3EEE vc El? 3s; E!R(S; ): 
+ s, I--)(’ or s; ES. 
We drop a proof of this theorem here. Also due to Klemens Dijpp [8] are the 
following nice applications: 
. . 
+oof. . Apply Theorem 3: For (i) we define (5 :=((e); e E ‘P), s := {s E SN ; 3p E P: 
s t p) > 0). For (ii) define E := (EN}, S := 0, and for (iii): E := ((e}; c E EN}, S := v). For 
i iv): @ := ((cc,}} and S := fl. c1 
It is quite interesting that FC may have the same reachability-sets as PN, however 
their ‘always-reachabriity’ properties differ. This gives also 2. structure-free (i.e., 
not regarding events) characterization of FC. 
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To complete Theorem 3 we have to prove MG$ SA4 and SM$ MG, which also 
implies SA@ FC and MGE FC. We leave both cases to the reader who may try 
to find some invariants in the style of the previous proofs himself. 0 
It might be somewhat surprising that we excluded inhibitory input-places of IN 
in an iPN N. However, the reason is quite simple: if one simulates an inhibitory 
input-place p E IIN its image in a simulating system M will in general not belong to 
the interface of AI. Let us for e:qample regard the standard simulation construction 
of safe iPN by PN. Fig. 13 gives an example of a l-safe iPN N and its simulating 
PSJ M. 
N 
Fig 13. 
Thus m the subnet N’ of N of Fig. 14, where pr is an input-p!ace, the translated 
place pair pi, p 1e in M’ does not below) * b -.o I.,* LJ C&f. This is true for arr!* attempt 
to simulate N’ by a PN. 
L N1’ P, Q 
Ixt i/?V* be the class of all I-safe iPN with inhibitory input-places allowed. 
*I-hr;trt holds: 
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As can easily be seen N’ of Fig. 14 is strong: Define so := (0, 1, O), s” = (1, I, G), 
P :={p3) and (0, 1, O)P’(l, 1,O). 
With the previous techniques it is easily shown that any iPN,M, simulating a 
strong iPN,N, is itself strong an3 obviously no Petri-net can be strong (as s[P)s” 
implies that ~“2 s mod & - ON) 
As for our simulation conception it is also true tnat any l-safe iPN can be 
simulated by a l-safe PN the previous lemma has t1.e somewhat counterintuitive 
implication that iPN* cannot be simulated by l-safe ,‘PN. Thus the PFsT N ‘1 of Fig. 
14 is tzu simulation of N’. At a first glimpse this seem:. to be a disadvantage of our 
simulati 3n conception -but if one compares N’ and Ni more carefully it turns out 
that their behaviors are quite different: An input signal on pr of hT’ prohibits e to 
become active inlr-lte&are/y, while an input signal on p1 of N ‘1 only prohibits e r’rom 
activity euentually. This results in quite different computations of hot!: systems. A.5 
a consequence of this observation a criticism should not contain our GmuIation but 
the hidden synchronizations implied in the logic of inhibitory places. 
6. Modular decomposition 
We now present a simulation of Petri-nets by certain classes of APA-nets. 
Theorem 5. Let !IV hc arly base for Norwed Networks (see Theorem 1 1. Any PN 
call AC promptly, 2 -safely sirrwlated by all APA-rtet over K, V, W, T2, SEQ arzd 98. 
Sketch of a proof. One may define ‘modular blocks’ for Petri-nets as subnets where 
all events are ‘conflict-connected’. We say that two events v, e’ are in cor.Ct if 
they share a common input place and that they are conflict-connected if there exist 
events @I, . . . , e,, such that e =er,e’= e,, and for all i, 1 s i < n, ei and e;, 1 are in 
conflict. Any Petri net can be regarded to be composed of modular blocks where 
these blocks are comected with each others in exactly the same was as APA-nets 
arc. (But we may drop the K-modules needed in APA-nets in these modular 
blocks, as several arcs may lead into the same place.) 
Thus it suffices to simulate modular blocks. We will outline this simulation by 
one simple example that nevertheless shows all inherent difficulties. 
Let us regard the Petri net, N, of Fig. 15 that is a modular block its&. N is 
simulated by the APA-net, A ,%, of Fig. 15. CONTROL is a sequential automaton 
that will he explained in the sequel. Any token on any place i, 1 s i s 5, of N 
becomes a signal on wire i of AN. AN is in a standard coded state s* if there is a 
signal on all wires that are signed by a cross in our figure, i.e., the wires t and la 
up to 5a, ail T2-modules are in ‘off’, SH is in state ‘on’, CONTROL is in some 
distinguished initial state and in s* there are exactly as many signals on the 
corresponding wires as in s are tokens on some places. The signal on wire t spreads 
in four signals, each trying to pass a cascade of T2-modules. Such a cascade 
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s’ 
5 
N: 
corrrtsponds to an event A, R, C or D of ‘V. Any cascade X’, X E {A, I?, C-, D}, 
can only be passed if the corresponding event X is fireable. If there are several 
fircr?hie events several cascades can be passed, but only one signal may also pass 
SH, :eIl&g CONTROL what event shall be fired. Let us suppose that a signal 
rcacGes CONTROL via input tn. Thus CONTROL knows that two signals have TV 
be removed from the places 2 and 3, or, in &, the T2-modules (A, 2). 
(14, 31. !R, 3, tB, 3, (C , 2) and (C 3 have to be switched back intc) state ‘off’. 
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However, the difficulty rises that signals from wire 2 and 3 may not have changed 
all of these T,-modules into state ‘on’. To handle this problem CONTROL sends 
out one sigq:..l via one wire of the ai-combinations that spreads after passing SH 
in such d wiky that all (X, i)-components for XE{A, B, C, D}, i E {1,4,5} receive 
one signal via their az-input. Now in principle all 7’2-modules may be switched into 
stats ‘on’. Thus all remaining signals from the original signal on the t-wire may 
also pass their Y$-cascades. As SH is reset to ‘on’ one further of these test-signals 
may reach CONTROL. Via rl and r2 CONTROL can always reset SH to ‘on’-thus 
waiting to receive all test-signals. By the help of ri and r; the signals from ~1 and 
r2 are then withdrawn (to avoid an accumulation of signals in AN). Now by sending 
out one signal via output s and waiting for an arrival of this signal on input s’ 
CONTROL can reset all &-modules to ‘off’. CONTROL now sends out one signal 
via its output OR that simulates the action of the event B, switches SH back to 
state ‘on’ (this is not shown in the figure for legibility) and resets a signal on the 
wires r, 2a and 3a such that another binput’ signal may enter via the lines 2 and 3. 
As CONTROL is a sequential machine that is never used by several signals in 
Ah! concurrently we may replace CONTROL by Theorem 1 by a Normed Network 
over any base. We can replace any SH::, in & by a net over Seq”, v, w,K, as shown 
in Fig. 16. Further any Seq” can easily be replaced by a tree of SEQ-modules, see 
Fig. 16. I23 
Substitution for 
SH::, in Fig. 15 
-Tree’ tc simulate 
Sq” t\y SEQ 
Fig. 15. 
In addition, if N is k-safe, than also all wires of AN are k-safe except of the a 
al_-wires of the Tz modules that may be k + l-safe. This case is handled in the next 
theorem. 
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Theorem 6. Let i?%! be any base for Normed Networks. Any PN can be promptly 
I-safely simulated by an APA-net over K, V, W, SEQ and %! 
Proof. We have to replace ;r2 in the previous construction. If we do not care about 
l-safeness, we may use the ,ret NT of Fig. 17. Here and in the sequel we use the 
following graphical notation to describe a distinguished state of the net in a diagram: 
-3’ 
Fig 17. 
A cross on a wire denotes a signal on this wire, and a dot inside a module denotes 
that this module is in such a state that the output signed with a dot must be used 
in a test. 
For our net if Fig. 17 this implies that a signal via the t-input may pass Nr to 
the output t’ iff iVI is a state ‘on‘ (that is expressed by a signal on the wire @I. A 
signal entering Nr via s rcmovc:::: quch a signal on @ and leaves via s’, restoring 
the old state of H. As in AN of Fig. 13 1 and s have to used sequentially but not 
concurrently our construction works fine. Further, as H is only used sequentially 
and never concurrently we may substitute H by a Normcd Network over any base. 
Howc’vcr, two signals may accumulate on the wire @. 
Settling this problem requires some effort and leads to the net NT, of Fig. 18 that 
shall now replace each T,-module of A%. 
Let us briefly discuss N r.: In state ‘otf’ of T2 all H-modules of Nz are in such a 
state that any test-signa! would use the output-line marked by a dot. 7J can be 
switched to state ‘on’ by a signal via an (z I or cz2 input. HJ stores what input was 
used. Assume an s-signal wants to switch N.z. to state ‘off’. This isgnal withdraws a 
signal from wire ,zi (that defines the state ‘on‘), switches H, to its correct state and 
asks 1’4: whcthcr lzl or zzz was used. If (zl was used the signal reaches CONTROL 
vi:t lint s;. CONTROL knows whether it has sent a signal on the czz-input of Nr. 
lf not, :I signal is sent back to iV,- via s;“’ that simply switches SH to its correct 
state ‘on’. In the other case 3 signal is sent back to NT. via sic’ that changes !Y3 
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Fig. 18. 
and also sets SH back to ‘on’. As only one signal via al or n2 could pass SH and 
s; was used the az-signal has not passed SH. It now can do so and reaches IV, 
thus switches Hz and H3 and SH to their distinguished states and leaves Nr correctly 
in state ‘on’ (as both inputs u 1 and a, have been used) via s’. 
Again, the H-modules are only sequentially used (and may thus be replaced by 
a Normed Network). This can be seen easily, as the s-input must be used after a 
successful passing of a signal via the &-line-see our construction of Theorem 
5-where T2 is for sure in the state ‘on’. This implies that 2 signal must have 
entered Nr via al or uz switching the sequential hull SH into the state ‘off’, with 
a result, that not two signal may try to pass the H-modules of NTconcurrently. Cl 
Theorem 7. Let %! be any base for Normed Networks. Any PN cun be simulated 
(i) promptly, 1 -safeiy by an APA-ner over K, V, W, S and PZ, 
(ii) promptly, 2-safely by an APA-net otler K, E, V and W. 
Proof. For (i) we have to replace SEQ by S. Fig. 19 shows how this can be managed. 
A proof for (ii) is quite complicated and not straightforward. We present an 
outline: Let us regard the net N of Fig. 20. ,Y is a kind of a SEQ-module. One 
signal from 1 or 2 may pass to the output 0’ and a signal via 0 will reach 1’ or 2’. 
3’ must be used if a signal from input 2 has meanwhile entered. Thus, whilst a 
signal from input 1 nay pass to 0’, a signal from 0 may nevertheless reach 2’ if ;L 
2-input has meanwl-ile entered N. It shou!d be noted that therefore N is n$) 
simulation of SEQ, but nevertheless we may construct with N-modules a modul.: 
Maccording 2.0 the two construction steps of Fig. 16. This module M again behaves 
like a sequential hull module SH: some input signals via the inputs 1, . . . , tl may 
L. Priese 
n- ? 
Fig. 19. 
Fig. 20. 
enter M and exactly one of them (but not necessarily the first one that has entered!) 
may pass M in state ‘on‘ and will switch to the next state ‘off‘. Again, A4 is no 
simulation of an SWmodule, but we may use M instead of an SWmodule in OUT 
main construction of Fig. 15 and everything, in this figure will work fine. As K and 
E form a base, see Theorem 1, we may drop 92. 0 
in our figures we have signed wires, where two signals may accumulate. by $. 
Proof. Fig. 21 shows how to replace SEQ and Fig. 22 gives a prompt, Z-safe 
simulation of the sequential automaton P (compare Fig. 3. 
:Is K and Y form a base. SW Thcorcm 1. the proof is finished. Z 
Without a proof (that yields similar construction) we state that any inhibitory 
Petri-net can be simulated as described in Theorem S up to 8 if one always adds 
the module R (of Table 1) to the APA-net classes. 
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Fig. 2 1. 
As any ABA-net over finite state automata is trivially promptly and l-safely 
simulated by a Petri-net these results also give a decomposition theorem for 
APA-nets. 
Conclusion. Theorem 2 and the previous theorems imply: 
safe PR’ = $afe APA’ = 1 -safe PN = 1 -safe APA” 
= l-s&e .APA (1117 u {K, V, W, S)) 
= 1 -safe APA (K, E, V, W, SJ 
= 2-safe APA (X. F, V, W) 
= 2-safe .4PA(K, V, W, S’), 
especially, 
PN = APA” = APA(\SJlu{K, V, W, S}) = APA(K, E, V, W) 
= APA(K, 17, V’, S + ); 
where !llt may be any base of Normed Networks. 
Without a proof we state some more results on non-prompt simulation: 
Theorem 9. Any PN can be shuiated 
(i) Lsafel,! by an APA-rret ouer K, V, W and E, 
(ii) 2-safely by an APA-rzet ooer K, V, W, F and D. 
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Fig. 22. 
These results present our first decomposition theorems on APA-nets and, thus, 
on Petri-nets. The most surprising result is the existence of a very simple base- 
namely K and E-for sequential finite state machines such that this base together 
with only V and U’ is also a base for arbitrary Petri-nets. 
There arise at once two open questions: 
(1 I Given any base for sequential finite state machines (i.e. ’ far Normed 
Networks), does this base together with V and 1%’ form also a base for Petri-nets? 
f Coujccturr : No.) 
(2 I Is it decidable whether a set of modules forms a base for Normed Networks 
(or for Petri-nets)‘.’ 
7. Modular Petri-nets 
Let us regard the Petri-nets of Tat,+? L. 3 These Petri-nets are also automata. Also, 
rtriy APA-net built up from thcsc components is by its structure ;I Petri-net. We 
call these Petri-nets ‘modular decomposed Petri-nets’ and with PN(A Ir . . . , A,, ) WC 
simply denote APA(A 1, . . . , A,, 1 for ~1, from Table 2. As a consequence from the 
previous tbecjrems we get a theorem on the modular decomposition of Petri-nets: 
Automata and concurrmc! 261 
Table 2 
Proof. It remains to simulate the seque:ltial automaton E in PNX, U, V, W) as a 
consequence of Theorem 7. All other c \ses are trivial. Also, we leave this si%ple 
remaining construction to ihe reader. 5 
Note that, as any k-safe R-module can easrly be simulated by an APA-net over 
K, t’, CV and E, we thus have an alternative proof that bounded (safe) iPN can be 
promptly simulated by l-safe PN. 
8. Conclusions and discussion 
Such an automata-theoretical approach to modular, concurrent systems should 
also give some more insight inro older attempts to design control structures for 
asynchronous systems. 
Let us as an example discus? an open problem in Yoeli and Brzozowski [38]. 
The structure diagram of Fig. 23 can be found there and they put the question 
how ‘powerful’ the classes of control structures build from the modules of the 
diagram are. 
There modules U (UNION of Wires), F (FORK of signals), J (JOIN of signals) 
and c” (CHOICE of outputs) are just our modules K, V, W and I. However, D 
(DECIDER) is no module at all. It is a decision element that decides according 
to the status of some data (-lines\ (or some predicate), thus D ‘looks’ into other 
parts of the net and its behavior is not restricted to its state and the status of its 
interface. However, if one assumes that data is always a finite object, descriptive 
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by finite states (on data-lines, e.g.) it turns out that D can be replaced by E (or 
better by a net over K. V, W and E), and vice versa. In this sense their element 
T can also be replaced by a construction similar to Fig. 19 with inhibitory Petri 
net parts and thus by an appropriate APA-net class with R-but compare 
Lemma 9: T must not be an ‘input element’ as T allows for inhibitory input lines. 
On the other hand, the register R is easily substituted by T. We may thus reformulate 
their question and ask about the corresponding relations of the APA-net classes 
over K,E(=U,D), K,E,I(=U,D,C), K,E,V,Wf=U,D,F,J), K,E,V,W,I 
(=U,D,F,J,C), K,E,V,W,R(=U,D,F,J,T) and K, E, V, W 1, R 
( = Cl, D, F, J, T, C). However, all these questions are solved in this paper: 
APA(K, E, V, W, R ) are (always understood modulo prompt simulation) the inhibi- 
tory Petri-nets. Yhe same holds for APAtK, E‘, C’, U, R, I). APA(K, E, V, W j and 
APA(K, E, V, W, I) are the Petri-nets. In the case of K, E and K, E, I it seems to 
he reasonable to regard them as Normed Networks-as there is no split or join of 
signals we suppose that there is only one signal operating-with the result that 
NNIK, E) are the deterministc, finite state machines and NN(K, E, I) a:*e the finite 
state machines (possibly non-deterministic). Thus we receive the diagram of Fig. 
24. It should be noted that Yoeli and Bizozowski allow only, for l-safe markings- 
but this hierarchy is also classified here. 
It should further be noted that Keller’s serial modules are our Normed Networks 
and his speedindependent modules are our l-safe APA-nets, see Keller [ 161. Thus 
we answered all open questions of Keller and improved his results. The well-known 
modules %sf Bruno and Altmann [4] correspond to our APA-nets wifhout K-module 
and with pairs of ready-acknowledge wires. The result of Section 7 on modular 
&composed Petri nets can also be found in Furtek [9]. However it is not too clear 
to me what his *implementation’ concept means and what effects his solving of 
cornlicts by a fixed total ordering on some places has. 
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= PN 
I 
Fig. 24. 
It is my belief that such a simple, straightforward approach with concurrently 
operating finite state machines clarifies certain problems of the theory of modular 
control structures (note, e.g., that there is no need for a ‘hand-shaking’ I/O- 
connection between any two connected modules) and may be an alternative treat- 
ment of concurrency. Also this approach, that one tries to define what properties 
a simulation of concurrent computations should preserve instead of 
directly what a concurrent computation is, seems to be promising 
to a deeper understanding of concurrency. 
trying to define 
and might, lead 
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